1	Godified Pr	Class	11			6/13/200		
/	AUS 1 3 20	<u> </u>	U.S. De	partmer and Tr	ent of Commerce Trademark Office	Complete if Known		
	Ma in		ERENCES CITED BY PLICANT			Application Number: Filing Date:	June 1, 2001	
•	TRAVER	man	y sheets	as nece	essary)	First Named Inventor: Group Art Unit:	Eiji OKI Not yet assigned	
	LIST OF REFERENCES CITED BY  APPLICANT  TRAUET many sheets as necessary)					Examiner Name:	Not yet assigned	
	Sheet		1	of	1	Attorney Docket No.:	Poly-21/APP	

		OTHER REFERENCES - NON-PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No.	serial, symposium, catalog, etc.), date, page(s), volume, issue number(s), publisher, country, where published, source					
Λ ι Λ	AA.	J. Turner and N. Yamanaka, "Architectural Choices in Large Scale ATM Switches",					
9 N W		IEICE Trans. Commun., Vol. E81-B, No. 2, pp. 120-137 (Feb. 1998).					
	AB.	H. J. Chao and J-S Park, "Centralized Contention Resolution Schemes for a					
		Large-Capacity Optical ATM Switch", Proc. IEEE ATM Workshop '97, pp. 11-16					
		(Fairfax, VA, May 1998).	<u> </u>				
	AC.	A. Smiljanić, R. Fan and G. Ramamurthy, "RRGS-Round-Robin Greedy Scheduling for	İ				
		Electronic/Optical Terabit Switches", Global Telecommunications Conference -					
		Globecom '99, pp. 1244-1250 (May 1999).					
	AD.	G. Nong, J. K. Muppala and M. Hamdi, "Analysis of Nonblocking ATM Switches with					
1	-	Multiple Input Queues", IEEE/ACM Transactions on Networking, Vol. 7, No. 1, pp. 60-74	l				
ŀ		(Feb. 1999).					
1	AE.	N. McKeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches", IEEE/ACM					
	B	Transactions on Networking, Vol. 7, No. 2, pp. 188-201 (April 1999).					
	AF.						
	-	Throughput in an Input-Queued Switch", IEEE Trans. on Communications, Vol. 47, No. 8,					
		pp. 1260-1267 (Aug. 1999).					
	AG.	E. Oki, N. Yamanaka, Y. Ohtomo, K. Okazaki and R. Kawano, "A 10-Gb/s (1.25 Gb/s x					
1	3	8) 4 x 2 0.25-µm CMOS/SIMOX ATM Switch Based on Scalable Distributed					
		Arbitration", IEEE J. of Solid-State Circuits, Vol. 34, No. 12, pp. 1921-1934 (Dec. 1999).					
	AH.	N. Yamanaka, E. Oki, S. Yasukawa, R. Kawano and K. Okazaki, "OPTIMA: Scalable,					
		Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and					
-		Optical WDM Technologies", <u>IEICE Trans. Commun.</u> , Vol. E83-B, No. 7, pp. 1488-1496					
<u> </u>		(July 2000).	<u> </u>				
	AI.	J. Chao, "Saturn: A Terabit Packet Switch Using Dual Round-Robin", IEEE					
-		Communications Magazine, pp. 78-84 (Dec. 2000).					
	AJ.	G. Nong and M. Hamdi, "On the Provision of Quality-of-Service Guarantees for Input					
		Queued Switches", IEEE Commun. Mag., pp. 62-69 (Dec. 2000).	igspace				
Ø	AK.	A. Smiljanic, "Flexible Bandwidth Allocation in Terabit Packet Switches", pp. 233-239.	ot				
-							

Examiner	Im N	me	Date Considered	10/17/04
Signature			Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. 2 Applicant is to place a check mark here if English language translation is attached.